Introduction
When using IGBTs in converters the blocking capability is limited to about 6kV. For high power converters in the utlity systems such as ASVC (Advanced Static Var Compensators), UPFC (Unified Power Flow Control) and HVYC (High Voltage Direct Current transmission) a higher blocking voltage is necessary. The high voltage blocling capability is needed in order to avoid transformers and to transmit high power without a very high current. Instead of a single IGBT a stack (series connection) can be used [1] . To do this a good control of the static voltage across the Collector-Emitter terminals of the IGBT (Insulated Gate Bipolar Transistor) UcE and the dynamic voltage duc/dt must be carried out. For this control passive balancing [2] or an active system [3] can be used. For this use an analogue active gate driver has been constructed with an intenal reference generation of the voltage UcE across the single IGBT. The functionality ofthe gate driver is described together with the use of active voltage clamp. Also delay problems are described and solutions are shown. Finally, the gate driver is tested in the laboratory in a stack of two IGBTs and the results for turn-on and turn-off ofthe IGBTs are shown together with the active clamping. The goal of this work is to control a stack of standard IGBTs.
The requirement for an IGBT stack
The laboratory setup with the IGBT stack, the load R-L and freewheeling diode DF is shown in Fig. 1 . The gate driver is described in Fig. 2 (1) . The IGBT turns off some of the load current and the rest of the current charges the capacitors. This means that there is lower limit of the load current and the duCE/dt according to (1) .
The functionality of the gate driver
The block diagram ofthe gate driver is seen in Fig. 2 IC -(UGE -UT4) GFS (2) The basic reference voltage is seen in Fig. 3 
